Introduction
Metal gate/high-k dielectric stacks have decreased gate leakage due to their increased physical thickness for the same equivalent oxide thickness (EOT), which is extremely useful for low standby power applications [1] [2] [3] [4] . During gate patterning, however, it has been reported that a dry etch or an HF-based wet etch led to process-induced damage (PID) and undercut of high-k dielectric at the gate edge region [5] . The recessed high-k structure shows significant high gate edge leakage current due to the leakage path formation in the heterogeneous interface between the high-k dielectric and the capping nitride layer [6] .
To solve these problems, a recent approach has employed an in-situ O 2 plasma treatment for curing the PID [7] . Another study showed that low temperature plasma selective oxidation enhanced device characteristics of tungsten poly-metal gate transistors for memory applications [8] . However, the effects of the O 2 plasma treatment on the reliability of MOSFETs with high-k dielectric and metal gate have not been studied systematically. In this work, therefore, we investigated device characteristics and positive bias temperature instability (PBTI) and hot carrier injection (HCI) reliability for both of the O 2 and N 2 plasma-treated metal gate/high-k dielectric MOSFETs.
Experiments
The conventional high-k transistor process flow fabricated in this study is shown in Fig. 1 . HfON films 2.5nm thick were deposited using atomic layer deposition (ALD) and followed by post-deposition annealing at 700 o C in NH 3 ambient. Then, 10nm ALD TiN/100nm poly-Si gate stacks were deposited as an electrode, which was etched with a HBr-or Cl 2 -based plasma process stopping on high-k. The remained high-k film in the source/drain (S/D) area was removed by low pressure, high density plasma using CO mixed with BCl 3 . An in situ plasma treatment with O 2 or control N 2 was performed after the gate etch step (Fig. 1) . A 5nm nitride was deposited on all samples before halo/extension formation to encapsulate the gate stacks.
Results and Discussion
Transistor current-voltage (I-V) characteristics for the HfON treated with O 2 or N 2 are shown in Fig. 2 . The O 2 plasma-treated device exhibited a 20X lower off-state leakage current and slightly lower drain-induced barrier leakage (DIBL) with a reasonable I on was achieved for compared to the N 2 -treated sample. From the capacitance voltage (CV) curves of the perimeter-intensive array transistor (Fig. 3) and the gate-induced drain leakage (GIDL) characteristics (Fig. 4) , the gate bird's beak and the gate overlap area seem to be similar for both plasma conditions. At a lower drain-to-gate voltage (V DG ) (V g =0V), however, the N 2 -treated sample showed larger drain current (I d ) than the O 2 plasma sample, which is attributed to the gate edge leakage [6, 7] . Therefore, the O 2 plasma treatment can be exploited for mitigating the leakage path formation in the heterogeneous interface between the high-k dielectric and the capping nitride layer. How this O 2 plasma treatment affects device reliability therefore needs to be studied. To investigate the gate edge effects, a hot carrier stress test was performed because accelerated carriers inject at the gate edge. From the results of hot carrier stress, we observed not only smaller V th degradation but also a higher recovery rate with the O 2 plasma treatment (Fig. 7) . The PBTI results suggest that the PBTI-induced V th shift is attributed to transient charge trapping. Therefore, the trapped charges can be easily detrapped once a relaxation bias is applied. However, the injected hot carriers at the gate edge led to permanent damage in the dielectric, which was the reason for less V th recovery during the relaxation stage. Furthermore, the heterogeneous leakage path in the gate edge region created deeper traps during HCI stress (Fig. 8) . Consequently, the O 2 -treated devices showed excellent device life time compared to that of the N 2 -treated devices (Fig. 9) .
During HCI stress, additionally, the drain edge of the high-k dielectric is affected by hot carriers and the cold carriers associated with PBTI also have an effect on the channel simultaneously [9] . Due to the transient charge trapping associated with PBTI, a high temperature HCI stress showed more significant initial V th degradation compared to the HCI at room temperature (Fig. 10) . In addition, the results from the high temperature HCI showed more significant drain current and transconductance (G m ) degradation in HfON with both the O 2 and N 2 treatment, indicating permanent damage generation (Fig. 11) . From the results of the cyclic stress test, ∆V th from the high temperature HCI was still higher than the other cases after the relaxation (Fig. 6, 7, and 12) . Therefore, for short channel devices with metal gate/high-k dielectric, high temperature HCI degradation needs to be treated as a key reliability criterion but it is necessary to study its mechanism further. For high temperature HCI stress, the O 2 plasma-treated samples still showed better stress immunity (Fig. 12) . The calculated device life time of the O 2 plasma-treated devices was also better (Fig. 13) .
Conclusions
In this paper, the effects of an O 2 plasma treatment on CMOS devices with high-k dielectric were systematically investigated. Using the O 2 plasma treatment, we obtained a 20X lower off-state leakage current and enhanced stress immunity. In addition, high temperature HCI degradation was found to be a key reliability criterion for short channel metal gate/high-k dielectric devices. 
